Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Regular Visitor
peter.lieber
Posts: 32
Registered: ‎08-10-2010
0

Re: BUFGMUX Timing constraint

The FIFO solution works.  I tried doubling up the BUFGs, but my design will not allow it because I would need 17 BUFG instances in the top half of the chip.