05-08-2012 08:56 AM
I found a bug in the ISE timing analyzer. Sometimes, when it is calculating the slack it doesn't take into account the "Clock Arrival" parameter. For example, when I want to design the ADC interface in the FPGA, I usually use a DCM to advance or delay the ADC clock in order to meet timing. However, sometimes the timing analyzer doesn't see the DCM phase adjustment and reports that those paths are failing.
Another instance is when I want to design a DDR output interface. In order to do that, again, I use a DCM to generate two clocks, one with 0 degree phase and the other one with 90 degree phase. I use the 0 degree clock to clock the data lines and use the 90 degree clock to generate DDR clock. In this case, again, the timing analyzer doesn't report the "Clock Arrival" for the DDR clock. I am using ISE 13.2
05-08-2012 09:13 AM
Have you opened a webcase so that the Xilinx folks can confirm the bug (and its presence in 13.4 and 14.1 software), and enter the bug fix in the software developement queue?
For the forums folks, a simple example would be helpful, if you have one.
-- Bob Elkind
README for newbies is here: http://forums.xilinx.com/t5/New-Users-Forum/README-first-Help-for-new-users/td-p/219369
1. Read the manual or user guide. Have you read the manual? Can you find the manual?
2. Search the forums (and search the web) for similar topics.
3. Do not post the same question on multiple forums.
4. Do not post a new topic or question on someone else's thread, start a new thread!
5. Students: Copying code is not the same as learning to design.
6 "It does not work" is not a question which can be answered. Provide useful details (with webpage, datasheet links, please).
7. You are not charged extra fees for comments in your code.
8. I am not paid for forum posts. If I write a good post, then I have been good for nothing.