Sign In

Don't have a Xilinx account yet?

  • Choose to receive important news and product information
  • Gain access to special content
  • Personalize your web experience on Xilinx.com

Create Account

Username

Password

Forgot your password?
XClose Panel
Xilinx Home
Reply
Visitor
leshuocheng
Posts: 12
Registered: ‎07-19-2011
0

Warning:No Top-level Input clock for the design

In my design ,when adding chipscope to my design ,compiling will appear this problem:

ERROR: 1 constraint not met.

PAR could not meet all timing constraints. A bitstream will not be generated.

To disable the PAR timing check:

1> Disable the "Treat timing closure failure as error" option from the Project Options dialog in XPS.

OR

2> Type following at the XPS prompt:
XPS% xset enable_par_timing_error 0
********************************************************************************
make: *** [implementation/system.bit] 错误 1
Done!
WARNING:EDK:1954 - No Top-level Input clock for the design.

 

Deleting the chipscope ,this problem is disappeared.But still exist the WARNING.

I want to know why ,how can I solve this problem?

Thanks for your replay!

Expert Contributor
sushantm
Posts: 284
Registered: ‎04-02-2011
0

Re: Warning:No Top-level Input clock for the design

Hi,

 

It seems you setup and hold timings are not close hence dosent meet.

There is a option in XPS settings by default it is enable you have to disable to"treat timing closure as an error".

Then it will not show the error but can may give the warning.

--Sushant Mahajan
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
Signature:

1.Have you ever tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
2.Read the datasheet and user guide. Have you read the user guide in detail ? Can you find the user guide?
3. Search the forums for similar topics.
4.I have neither found any similar thread in existing forum nor web-search is helpful to me.What should I do ?
Post your issue in detail comprehensive format on the relevant
forum.
5. Do not post the same question on multiple forums,please search and post it on relevant forum.
6. Do not raise a new topic or question on someone else's thread, start a new thread!
7. Students/Newbies: Copying code is not the same as learning to design.
8. "It does not work" is not a question which can be answered. Provide much details (with webaddress, datasheet links,etc..).
and make sure to be specific!
9. You are not charged extra fees for comments in your code,It will help others to understand well.
10.If someone answers your question, mark the post with "Accept as solution". If you see a particularly good and informative post, consider giving it Kudos (the star on the left).
Xilinx Employee
ajmirg
Posts: 100
Registered: ‎05-14-2008
0

Re: Warning:No Top-level Input clock for the design

Which version of ISE/XPS you are using?

 

Check the timing report (.twx) in the implementation folder.

 

Do you get the WARNING:EDK:1954 - No Top-level Input clock for the design. only with chipscope added or in both cases?