08-18-2009 05:35 AM
I am using a custom board with a Virtex 4 lx 100 1148 -10 FPGA on it. A clock of 20MHz comes in through a IO pin which is not a Global clock IO location. I am passing this clock through a DCM through a IBUFG and trying to get 100MHz clock at the CLKFX output of the DCM. However when i measure the frequency at the CLKFX using another pin, i see that it is 20MHz and not 100MHz. what settings i need to do to get 100MHz output. I tried both low frequency mode and high frequency mode setting in the EDK. I am using EDK 9.1i tool set.
Solved! Go to Solution.