There are limited integer values, so the "4" is encoded and the encoding information will be included in the MGT user guide for the specific FPGA family that you are using. As an example for the Virtex-5 GTX this will be found in UG198 Appendix D - DRP Address Map of the GTX_DUAL Tile.
------------------------------------------------------------------
Have you tried typing your question into Google? If not you should before posting.
Too many results? Try adding site:www.xilinx.com
