1 - 10 of 57 posts
| Subject | Replies | Author | Kudos | Solved Date/Time | |
|---|---|---|---|---|---|
|
|
Hi, I am mapping an input clock to the pin "W18" of a xc7x020clg484-1. During mapping the BUFG is allocated to a clock resource from the top side BUFGCTRL_X0Y23 and it returns an error sa...
| 4 | 0 | 05-21-2013 08:50 AM | |
|
|
I want to access XADC on the Zynq ZC702 using a C application written on Xilinx SDK. The problem is that I only have the header files and C functions in my hand, no sign of an example source code tha...
| 2 | 0 | 05-20-2013 08:47 AM | |
|
|
v, If they are the same voltage, yes. But you still need to follow the ferrite bead and bypassing rules.
| 3 | 0 | 05-13-2013 08:34 PM | |
|
|
Remove the INST constraint and replace it with NET constraints for the refclock inputs with LOC values of D5 and D6.
| 1 | 0 | 05-06-2013 06:04 PM | |
|
|
Where can I get delay of Cin-Cout (Tbyp) for 7 series? There is no Tbyp specification in vertex-7 datasheet. Any help would be appreciated.
| 2 | 0 | 04-26-2013 03:52 AM | |
|
|
Dear Community, i start designing and using the GTX transceiver example offered when implementing the ip-core with ISE 14.5 . I use the Kintex Evalboard KC705 with an FM-S14 adapter (offers me 4 mo...
| 6 | 0 | 04-19-2013 03:09 AM | |
|
|
Hi all, I wanna use Zynq Gigabit Ethernet MAC interface a 10/100Mbps PHY by MII or RMII. Is that feasible? Thanks a lot!
| 2 | 0 | 04-16-2013 05:36 PM | |
|
|
I search for documentation about programmable interconnect strcture of Zynq7000. Unfortuanelty I didn't find anythinf about it. Does this connection fabric consits of CMOS transistors?
| 3 | 0 | 04-08-2013 01:34 AM | |
|
|
I see that the Tvcco2vccaux in the zynq datasheet is based on thousands of power cycles. In the system I am designing I may have a situation in which Vcco is 3.3V for several seconds while Vccaux is...
| 8 | 0 | 04-05-2013 07:49 AM | |
|
|
..."footprint compatible" used in documentations such as http://www.xilinx.com/publications/prod_mktg/Vi
| 2 | 0 | 04-03-2013 03:42 PM |













