Sign In
Don't have a Xilinx account yet?
Choose to receive important news and product information
Gain access to special content
Personalize your web experience on Xilinx.com
Create Account
Username
Password
Forgot your password?
X
Close Panel
Sign In
Language
Documentation
Downloads
Contact Us
Advanced Search
About Xilinx
Buy
Support
Applications
Products
About timo-ge
Go To
Xilinx User Community Forums
PLD Blog
General Discussion
New Users
General Technical Discussion
Forum Usage
Silicon Devices
Virtex® Family FPGAs
Spartan® Family FPGAs
7 Series FPGAs
CPLDs
Silicon Devices - Others
Design Tools
Vivado TCL Community
Installation and Licensing
Design Entry
Simulation and Verification
Synthesis
Implementation
Timing Analysis
Hierarchical Design
Design Planning
Design Tools - Others
Archived ISE issues
Embedded Solutions
Embedded Development Tools
Embedded Processors and Peripherals
Embedded Linux
PicoBlaze
DSP Solutions
DSP Tools
Digital Signal Processing - IP and Algorithms
Boards and Kits
Xilinx Boards and Kits
3rd Party/Other Boards and Kits
Intellectual Property
PCI Express
Connectivity
MIG
System Logic
Community
Users
Register
·
Sign In
·
Help
Xilinx User Community Forums
:
About timo-ge
timo-ge
Contributor
Contact
Public Statistics
Date Registered
11-12-2007
01:52 AM
Date Last Visited
Total Messages Posted
48
Total Tags
Recent Posts by timo-ge
Subject
Views
Posted
Re: dma_alloc_
coherent fails inside of ISR
Embedded Linux
74
04-23-2013
06:34 AM
xps_ll_tem
ac timing intersecti
ng constraint
s
Embedded Processors and Peripherals
47
04-11-2013
03:15 AM
Re: MAP removes BRAM during optimizati
on
Implementation
296
09-06-2012
07:43 AM
MAP removes BRAM during optimizati
on
Implementation
327
08-30-2012
01:00 AM
Re: Core dump
Embedded Development Tools
1141
06-21-2012
02:15 AM
View All
Tags
PPC
TEMAC
TIMING
boot linux ppc440
BRAM
clock
cpu usage
DATA2MEM
linux
LL_TEMAC
load average
mac
performance
PLB
ratio
sgmii
system_bd.bmm
Ubuntu crash glibc
virtex5
View All
