Sign In
Don't have a Xilinx account yet?
Choose to receive important news and product information
Gain access to special content
Personalize your web experience on Xilinx.com
Create Account
Username
Password
Forgot your password?
X
Close Panel
Sign In
Language
Documentation
Downloads
Contact Us
Advanced Search
About Xilinx
Buy
Support
Applications
Products
About architecture_whiz
Go To
Xilinx User Community Forums
PLD Blog
General Discussion
New Users
General Technical Discussion
Forum Usage
Silicon Devices
Virtex® Family FPGAs
Spartan® Family FPGAs
7 Series FPGAs
CPLDs
Silicon Devices - Others
Design Tools
Vivado TCL Community
Installation and Licensing
Design Entry
Simulation and Verification
Synthesis
Implementation
Timing Analysis
Hierarchical Design
Design Planning
Design Tools - Others
Archived ISE issues
Embedded Solutions
Embedded Development Tools
Embedded Processors and Peripherals
Embedded Linux
PicoBlaze
DSP Solutions
DSP Tools
Digital Signal Processing - IP and Algorithms
Boards and Kits
Xilinx Boards and Kits
3rd Party/Other Boards and Kits
Intellectual Property
PCI Express
Connectivity
MIG
System Logic
Community
Users
Advanced
Register
·
Sign In
·
Help
Xilinx User Community Forums
:
About architecture_whiz
architecture_wh
iz
Expert Contributor
Contact
Public Statistics
Date Registered
09-04-2007
09:51 AM
Date Last Visited
Total Messages Posted
82
Total Tags
Total Kudos Received
8
Recent Posts by architecture_whiz
Subject
Views
Posted
Re: Errors in ISE HDL Parsers using Core Generated.
..
PCI Express
3774
11-05-2008
04:05 PM
Re: Virtex-5 GTX FPGA Platform for PCI Express - 5...
Xilinx Boards and Kits
2506
10-30-2008
03:55 PM
Re: PCIE GTP Loopback test.
PCI Express
3290
10-16-2008
02:38 PM
Re: GTP DUAL PMA PLL does not lock
Connectivity
3975
10-13-2008
08:26 AM
Re: PCIe trn_clk and refclk problem
PCI Express
3760
10-10-2008
11:20 AM
View All
Tags
No tags yet