Sign In
Don't have a Xilinx account yet?
Choose to receive important news and product information
Gain access to special content
Personalize your web experience on Xilinx.com
Create Account
Username
Password
Forgot your password?
X
Close Panel
Sign In
Language
Documentation
Downloads
Contact Us
Advanced Search
About Xilinx
Buy
Support
Applications
Products
About mike_g
Go To
Xilinx User Community Forums
PLD Blog
General Discussion
New Users
General Technical Discussion
Forum Usage
Silicon Devices
Virtex® Family FPGAs
Spartan® Family FPGAs
7 Series FPGAs
CPLDs
Silicon Devices - Others
Design Tools
Vivado TCL Community
Installation and Licensing
Design Entry
Simulation and Verification
Synthesis
Implementation
Timing Analysis
Hierarchical Design
Design Planning
Design Tools - Others
Archived ISE issues
Embedded Solutions
Embedded Development Tools
Embedded Processors and Peripherals
Embedded Linux
PicoBlaze
DSP Solutions
DSP Tools
Digital Signal Processing - IP and Algorithms
Boards and Kits
Xilinx Boards and Kits
3rd Party/Other Boards and Kits
Intellectual Property
PCI Express
Connectivity
MIG
System Logic
Community
Users
Advanced
Register
·
Sign In
·
Help
Xilinx User Community Forums
:
About mike_g
mike_g
Visitor
Contact
Online Status
Offline
Date Last Visited
04-29-2013
02:04 PM
Public Statistics
Date Registered
04-23-2012
12:26 PM
Date Last Visited
04-29-2013
02:04 PM
Total Messages Posted
2
Total Tags
Recent Posts by mike_g
Subject
Views
Posted
MIG 7 Series to Micron SDRAM DDR3 Burst Write Sim ...
MIG (Memory Interface Generator)
59
04-29-2013
02:04 PM
MAP Pack:2811 Errors with ChipScope and (multiple)
...
New Users Forum
568
04-23-2012
12:43 PM
View All
Tags
No tags yet