Sign In
Don't have a Xilinx account yet?
Choose to receive important news and product information
Gain access to special content
Personalize your web experience on Xilinx.com
Create Account
Username
Password
Forgot your password?
X
Close Panel
Sign In
Language
Documentation
Downloads
Contact Us
Advanced Search
About Xilinx
Buy
Support
Applications
Products
About xud
Go To
Xilinx User Community Forums
PLD Blog
General Discussion
New Users
General Technical Discussion
Forum Usage
Silicon Devices
Virtex® Family FPGAs
Spartan® Family FPGAs
7 Series FPGAs
CPLDs
Silicon Devices - Others
Design Tools
Vivado TCL Community
Installation and Licensing
Design Entry
Simulation and Verification
Synthesis
Implementation
Timing Analysis
Hierarchical Design
Design Planning
Design Tools - Others
Archived ISE issues
Embedded Solutions
Embedded Development Tools
Embedded Processors and Peripherals
Embedded Linux
PicoBlaze
DSP Solutions
DSP Tools
Digital Signal Processing - IP and Algorithms
Boards and Kits
Xilinx Boards and Kits
3rd Party/Other Boards and Kits
Intellectual Property
PCI Express
Connectivity
MIG
System Logic
Community
Users
Advanced
Register
·
Sign In
·
Help
Xilinx User Community Forums
:
About xud
xud
Xilinx Employee
Contact
Public Statistics
Date Registered
08-02-2007
05:25 PM
Date Last Visited
Total Messages Posted
43
Total Tags
Total Kudos Received
4
Recent Posts by xud
Subject
Views
Posted
Re: ERROR:MapL
ib:978 - LUT4 symbol - COMES EVEN I...
Implementation
1140
03-27-2012
05:30 AM
Re: DDR2 Virtex-6 Problems when DEBUG_PORT
="ON"
MIG (Memory Interface Generator)
578
11-28-2011
06:27 AM
Re: I got an error when doint the simulation of MI...
MIG (Memory Interface Generator)
862
11-28-2011
06:12 AM
Re: MIG place and route failed on xc6vlx240t
-1-ff1...
MIG (Memory Interface Generator)
635
11-28-2011
06:06 AM
Re: Getting the most out of S6 MCB - rd/wr port us...
MIG (Memory Interface Generator)
859
11-28-2011
05:58 AM
View All
Tags
No tags yet