|
|
|
|
|
Xilinx User Community Forums :
Design Tools
|
|
|
--- Win Prizes for Kudos! ---
From now on, every time you provide a good solution or post valuable information on Xilinx User Community Forums, you will be awarded Special Kudos by the Forum Administrators. Every six months, the top two Kudos winners will receive a very special prize from Xilinx! So, for a chance to claim your well-earned reward, please continue to reply to questions and post elite messages on our Forums. Your contributions are always appreciated!
|
| Browse items |
|
|
 |
Installation
A board to discuss topics involving installation, updates, and operating system support for all products in the ISE Design Suite™.
Latest Thread - Update ISE10.1 to ISE10.1.03
|
857 |
|
Design Entry
A board to discuss topics involving Xilinx tools for design entry and management, including Project Navigator™, Core Generator™, and StateCAD™ etc.
Latest Thread - How do I remove a Project from ISE 11.3?
|
790 |
|
Simulation and Verification
A board to discuss topics involving simulation and verification tools and flows, including ISE Simulator™, 3rd party simulators, and formal verification.
Latest Thread - Error using simprim
|
1436 |
|
Synthesis
A board to discuss topics involving HDL synthesis tools and practices, including XST™, 3rd party synthesis tools, HDL coding practices and tips.
Latest Thread - using DCM in virtex-5
|
1489 |
|
Implementation
A board to discuss topics involving design implementation tools and practices, including Translate, Map, Place and Route, SmartXplorer, and FPGA Editor .
Latest Thread - switch name -frequency greyed out when using Synplify
|
924 |
|
Timing Analysis
A board to discuss topics involving timing analysis including tools and best practices, including Timing Analyzer™, TRACE™, Timing Constraints, and Speed Files.
Latest Thread - OFFSET IN DDR timing constraints....again.....
|
538 |
|
PlanAhead
A board to discuss topics involving PlanAhead tools and flows, including pin planning, floorplanning, TimeAhead, DesignAhead, and advanced design debugging.
Latest Thread - PlanAhead 11.1 Set PR project not available
|
167 |
|
Others
A discussion board for tools not covered by the other existing boards including ChipScope Pro, XPower Analyzer, iMPACT, and others.
Latest Thread - acessing internal signals using chipscope
|
949 |
|
Old ISE Board -- no new thread
A board to discuss topics on ISE™ Foundation™, ISE™ WebPACK™, including design entry, Synthesis, Implementation etc.
Latest Thread - How can i use UART and Block RAM by XC3s50an
|
4887 |
|
|
| Announcements |
- Most Recent Threads -
Welcome to the Xilinx User Community! Scan the threads for topics of interest or create your own. For fastest results, use our forums search feature to find related conversations. Xilinx employees also post here when they can. So don't be shy -- join the discussions!
Before you post, please read our Community User Guidelines
If you need to contact Xilinx Technical Support, please go to Technical Support
Xilinx User Community FAQ and Help
|
|
|
|
|
