FPGA Implementation for Image Processing Algorithms Using Xilinx System Generator

Neha. P. Raut¹, Prof. A.V. Gokhale²
¹P.G Scholar VLSI, Department of Electronics Engineering, ¹,²Yeshwantrao Chavan College of Engineering, Nagpur, Maharashtra, India

Abstract—The paper presents information about FPGA implementation for various Image Processing Algorithms using the most efficient tool called Xilinx System Generator (XSG) for Matlab. System Generator is a DSP design tool from Xilinx that enables the use of the Math Works model-based Simulink design environment for FPGA design. In this paper various morphological and intensity image processing algorithms for negatives, image enhancement, thresholding, contrast stretching, edge detection, boundary extraction for grayscale and color images are explored. Use of Xilinx system generator for image processing effectively reduces intricacy in structural design also provides additional feature for hardware co-simulation.

Index Terms—FPGA Implementation, Xilinx System Generator, Matlab, Simulink, Co-simulation.

I. INTRODUCTION

Over the past decade, the field of image analysis research has undergone a rapid evolution. Image processing now-a-days have varied applications in the fields of medical imaging, whether meteorology, computer vision, digital photography, microscopy etc. Super-Resolution Imaging consolidates key recent research contributions from eminent scholars and practitioners in this area and serves as a starting point for exploration into the state of the art in the field. Recent advances in camera sensor technology have led to an increasingly larger number of pixels being crammed into ever-smaller spaces. This has resulted in an overall decline in the visual quality of recorded content, necessitating improvement of images through the use of post-processing.

This paper particularly features on developing suitable method for rapid and efficient way to perform hardware implementation for some of Basic crucial image processing algorithms that can be used in simple application specific devices. Image quality can be enhanced by some of basic morphological and intensity image transforms such as controlling it’s illumination, contrast stretching, thresholding similarly some applications needs image segmentation via edge detection, boundary extraction, image negatives or extraction of positive from image negatives, image subtraction etc. these algorithms are focused in this paper.

This paper aims at (1) Developing algorithmic models in MATLAB using Xilinx Blockset for specific role. (2) Creating workspace in MATLAB to process image pixels in the form of multidimensional image signals for input and output images (3) Performing hardware implementation of given algorithms on FPGA.

II. XILINX SYSTEM GENERATOR

System Generator is part of the ISE® Design Suite and provides Xilinx DSP Blockset such as adders, multipliers, registers, filters and memories for application specific design. These blocks leverage the Xilinx IP core generators to deliver optimized results for the selected device. Previous experience with Xilinx FPGAs or RTL design methodologies is not required when using System Generator. Designs are captured in the DSP friendly Simulink modelling environment using a Xilinx specific Blockset. All of the downstream FPGA implementation steps including synthesis and place and route are automatically performed to generate an FPGA programming file. Advantage of using Xilinx system generator for hardware implementation is that Xilinx Blockset provides close integration with MATLAB Simulink that helps in co-simulating the FPGA module with pixel vector provided by MATLAB Simulink Blocks[3].

III. DESIGN FLOW FOR IMAGE PROCESSING WITH XILINX SYSTEM GENERATOR

For accomplishing Image processing task using Xilinx System Generator needs two Software tools to be installed. One is MATLAB Version R2010a. Or higher and Xilinx ISE 13.1. The System Generator token available along with Xilinx has to be configured to MATLAB. This results in addition of Xilinx Blockset to the Matlab Simulink environment which can be directly utilized for building algorithmic model. The algorithms are developed and models are built for image negative, enhancement etc. using library provided by Xilinx Blockset. The image pixels are provided to Xilinx models in the form of multidimensional image signal or R[G]B separate color signals in the form of vector in Xilinx fixed point format. These models are simulated in Matlab Simulink environment with suitable simulation time and simulation mode and tested. The reflected results can be seen on
a video viewer. Once the expected results are obtained System Generator is configured for suitable FPGA board. FPGA board that can be used here is Spartan6 xc6xls16-3csg324 or Virtex6. I/O planning and Clock planning is done and the model is implemented for JTAG hardware co-simulation. The System generator parameters are set and generated. On compilation the netlist is generated and a draft for the model and programming file in Verilog HDL is created which can be accessed using Xilinx ISE. The module is checked for behavioral syntax check, synthesized and implemented on FPGA. The Xilinx System Generator itself has the feature of generating User constraints file (UCF), Test bench and Test vectors for testing architecture. Xilinx System Generator has created primarily to deal with complex Digital signal processing (DSP) applications, but it has other application of this theme such as image processing also work with it. Bitstream compilation is done which is necessary to create an FPGA bit file which is suitable for FPGA input. The Fig.1 shows the Design flow for Xilinx System Generator.

Figure 1: Design flow for Xilinx System Generator

IV. IMAGE PRE-PROCESSING AND POST-PROCESSING

Image preprocessing in Matlab helps in providing input to FPGA as specific test vector array which is suitable for FPGA Bitstream compilation using system generator.

- Resize: Set Input dimensions for an image and interpolation i.e. bicubic it helps in preserving fine detail in an image.
- Convert 2-D to 1-D: Converts the image into single array of pixels.
- Frame conversion and buffer: It helps in setting sampling mode and buffering of data.

The model based design used for image pre-processing is shown in Figure 2 the blocks utilized here are discussed. Input images which could be color or grayscale are provided as input to the File block.

Figure 2: Image Pre-processing
In case of 5X5 Filter generation the system is clocked 1/5 times with normal clocking. The internal delay is occurred in this block which causes certain rows at the bottom of the image to be shifted to the top. To avoid this error the image is translated at the bottom for same number of rows. This helps in retrieving the entire image after filtering.

Image post processing helps recreating image from 1D array.

Post-processing uses-

- Data type conversion: It converts image signal to unsigned integer format.
- Buffer: Converts scalar samples to frame output at lower sampling rate
- Convert 1D to 2D: Convert 1D image signal to 2D image matrix.
- Sink: It is used to display the output image back on the monitor.

![Image Post processing](image)

**Figure 3: Image Post processing**

V. **XILINX MODELS FOR IMAGE PROCESSING ALGORITHMS**

Development of models is based on algorithms used for Image Processing. Some of Basic Algorithms that are mentioned above are described below. Once the FPGA boundaries have been established using the Gateway blocks, the DSP design can be constructed using blocks from the Xilinx DSP block set. Standard Simulink blocks are not supported for use within the Gateway In/Gateway Out blocks.

A. **Algorithm for Grayscale Image Negative**

Inverting the sample values in image, produces the same image that would be found in a film negative. In Matlab this operation can be obtained by simple Inverter block or by Addsub block by subtracting one input by a constant 255.

![Algorithm for Image Negative using Addsub Block for Grayscale Images](image)

**Figure 4: Algorithm for Image Negative using Addsub Block for Grayscale Images**

![Algorithm for Image Negative Using Inverter Block for grayscale images](image)

**Figure 5: Algorithm for Image Negative Using Inverter Block for grayscale images**

![Results for Grayscale Image Negative](image)

**Figure 6: Results for Grayscale Image Negative**
B. Algorithm for Color Image Negative
For color images the algorithm is similar but implemented for multidimensional R|G|B signals.

Figure 7: Algorithm for Color Image Negative using Addsub Block

Figure 8: Algorithm for Color Image Negative using Inverter Block

Figure 9: Results for Color Image Negative.

C. Algorithm for Image Enhancement.
Certain images can be enhanced for its perception by simply adding some illumination to it. For grayscale, single dimensional image signal is resolved and for color images multidimensional R|G|B image signals are resolved following a similar approach.
D. Algorithm for Contrast stretching

Changing the contrast of an image, change the range of luminance values present. When visualized in the histogram it is equivalent to expanding or compressing the histogram around the midpoint value. Mathematically it is expressed as:

\[
\text{new\_value} = (\text{old\_value} - 0.5) \times \text{contrast} + 0.5
\]

\[
\text{new\_value} = (\text{old\_value} - 120) \times 3 + 127
\]
A similar approach can be followed for developing color contrast images. It can be shown in Figure 17. The contrast stretching for color images stretches intensity values, hue values and saturation values for each pixel in an image for each R, G, and B signals.
E. Algorithm for Image Thresholding

Thresholding an image is the process of making all pixels above a certain threshold level white while others black. For implementing the algorithm a suitable constant is taken e.g. 55, a Mux is used for replacing the thresholds by white.

![Algorithm for image Thresholding](image1)

Figure 18: Algorithm for image Thresholding

![Results for thresholding](image2)

Figure 19: Results for thresholding

F. Algorithm for Edge detection

Edge detection is simply the filtering and masking operation with suitable filter mask. 5x5 Filter Mask provides coefficients for an Edge, Sobel X, Sobel Y, Sobel X-Y, Blur, Smooth, Sharpen, Gaussian, or Identity filtering can be accessed. For Filtering operation the delay is created by 5x5 filter block to avoid this error the system generator has to clocked 5 times faster than the normal clock.

![Algorithm for Edge detection for Grayscale Images](image3)

Figure 20: Algorithm for Edge detection for Grayscale Images

![Results for Sobel X-Y detection Grayscale](image4)

Figure 21: Results for Sobel X-Y detection Grayscale.
G. Algorithm for Boundary Extraction

For Boundary Extraction the image is first filtered using Sobel X-Y Mask. These masks have better noise suppression or smoothing. This can be achieved by 5X5 filter block. Then the image is filtered using Gaussian mask. This mask resembles the log Fourier spectrum. Using this, the pixel with brightest value are particularly highlighted. Image can then be threshold for complete boundary extraction.
VI. HARDWARE CO-SIMULATION

Once your hardware board is installed, the starting point for hardware co-simulation is the System Generator model or subsystem you would like to run in hardware. A model can be co-simulated, provided it meets the requirements of the underlying hardware board. This model must include a System Generator token; this block defines how the model should be compiled into hardware. The first step in the flow is to open the System Generator token dialog box and select a compilation type under Compilation.[3][6]

Steps Followed in Hardware Co-simulation

System generator is configured as:

A. Choosing a Compilation Target
   - Part: Defines the FPGA part to be used (nexys 3 spartan6 –xc6slx 16). Resulting library is created as follows

   ![Hardware co-simulation block](image)

   Figure 26: Hardware co-simulation block

   - Synthesis tool: Specifies the tool to be used to synthesize the design.
   - Hardware Description Language: Specifies the HDL language to be used for compilation i.e. Verilog.
   - Create testbench: This instructs System Generator to create a HDL testbench.
   - Design is synthesized and Implemented.

   ![RTL Schematic for Image Negative](image)

   Figure 27: RTL Schematic for Image Negative

B. Clocking tab
   - FPGA clock period(ns): Defines the period in nanoseconds of the system clock
   - Clock pin location: Defines the pin location for the hardware clock.

C. Invoking the Code Generator
   - The code generator is invoked by pressing the Generate button in the System Generator token dialog box.
TABLE SHOWING ANALYSIS FOR RESOURCE ESTIMATION AND SIMULATION TIME FOR NEXYS3 OR SPARTAN6 FPGA

<table>
<thead>
<tr>
<th></th>
<th>Slices</th>
<th>F/F’s</th>
<th>LUT</th>
<th>IOBs</th>
<th>Mults</th>
<th>Image size</th>
<th>Simulation time (MATLAB/FPGA)</th>
<th>Synthesis time (FPGA)</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Image negative (Addsub)</strong></td>
<td>4</td>
<td>0</td>
<td>8</td>
<td>16</td>
<td>0</td>
<td>700*500 pixels</td>
<td>3.5 sec</td>
<td>5.7 sec</td>
</tr>
<tr>
<td><strong>Image negative (Inverter)</strong></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>16</td>
<td>0</td>
<td>700*500 pixels</td>
<td>3.5 sec</td>
<td>6.11 sec</td>
</tr>
<tr>
<td><strong>Color Image negative (Addsub)</strong></td>
<td>4696</td>
<td>0</td>
<td>24</td>
<td>48</td>
<td>0</td>
<td>238*212 pixels</td>
<td>0.50 sec</td>
<td>5.41 sec</td>
</tr>
<tr>
<td><strong>Color Image negative (Inverter)</strong></td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>48</td>
<td>0</td>
<td>430*600 pixels</td>
<td>2.58 sec</td>
<td>5.85 sec</td>
</tr>
<tr>
<td><strong>Image Enhancement</strong></td>
<td>2</td>
<td>0</td>
<td>8</td>
<td>16</td>
<td>0</td>
<td>256*256 pixels</td>
<td>0.65 sec</td>
<td>5.46 sec</td>
</tr>
<tr>
<td><strong>Color Image enhancement</strong></td>
<td>6</td>
<td>0</td>
<td>24</td>
<td>48</td>
<td>0</td>
<td>417*497 pixels</td>
<td>2.07 sec</td>
<td>5.51 sec</td>
</tr>
<tr>
<td><strong>Contrast stretching</strong></td>
<td>12</td>
<td>2</td>
<td>36</td>
<td>26</td>
<td>0</td>
<td>700*500 pixels</td>
<td>3.5 sec</td>
<td>5.51 sec</td>
</tr>
<tr>
<td><strong>Color contrast stretching</strong></td>
<td>37</td>
<td>6</td>
<td>108</td>
<td>78</td>
<td>0</td>
<td>266*288 pixels</td>
<td>0.76 sec</td>
<td>6.19 sec</td>
</tr>
<tr>
<td><strong>Thresholding</strong></td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>16</td>
<td>0</td>
<td>500*500 pixels</td>
<td>2.5 sec</td>
<td>6.78 sec</td>
</tr>
<tr>
<td><strong>Edge Detection</strong></td>
<td>163</td>
<td>469</td>
<td>337</td>
<td>16</td>
<td>5</td>
<td>335*315 pixels</td>
<td>1.05 sec</td>
<td>8.22 sec</td>
</tr>
<tr>
<td><strong>Color edge detection</strong></td>
<td>487</td>
<td>1407</td>
<td>1039</td>
<td>48</td>
<td>15</td>
<td>330*330 pixels</td>
<td>1.08 sec</td>
<td>9.31 sec</td>
</tr>
<tr>
<td><strong>Boundary extraction</strong></td>
<td>332</td>
<td>1127</td>
<td>896</td>
<td>16</td>
<td>0</td>
<td>461*664 pixels</td>
<td>3.06 sec</td>
<td>9.68 sec</td>
</tr>
</tbody>
</table>

VII. CONCLUSIONS

We conclude from this paper that Xilinx System Generator is a versatile tool to perform software and hardware image processing task. It provides rapid means to do hardware implementation of complex techniques used for processing images with minimum resource and minimum delay. The need of rapid prototyping tools such as MATLAB Simulink and Xilinx System Generator are increasingly important in recent times because of time-to-market constraints. It provides simplicity and ease for Hardware implementation.

The features of Simulink/Xilinx System Generator-to-FPGA flow can be discussed as follows:

- Fast time-to-market for DSP development: With the assistance of specified DSP blocks for FPGA, the Simulink/Xilinx System generator-to-FPGA flow can greatly shorten the development cycle from algorithm to hardware.
- Friendly graphics interface: Although the schematic entry is also a GUI interface, the Simulink is easier to organize input data and much convenient to observed output in many ways.
- Flexible modelling and simulation: The design can be well organized into hierarchical modules and easy to be combined with other entry method for design decision and convenient to debug and simulation.
- Supports variety in software simulation: This tool support software simulation, but most importantly it generates necessary files for implementation in all Xilinx FPGA’S, with the parallelism, robust, speed and automatic area minimization. These features are essentials in real time image processing.
REFERENCES

Bibliographical References