Synthesis - Xilinx User Community Forums

Documentation

Downloads

Synthesis

Mark all Posts as Read

Mark all Posts as New

Float this Board to the Top

Subscribe to this Board

Bookmark this Board

Subscribe to this Board's RSS Feed

Invite a Friend

Threaded Format

Linear Format

Sort Messages by Thread Start Date

Edit My Preferences

Front Page

Announcements

--- Win Prizes for Kudos! ---

From now on, every time you provide a good solution or post valuable information on Xilinx User Community Forums, you will be awarded Special Kudos by the Forum Administrators. Every six months, the top two Kudos winners will receive a very special prize from Xilinx! So, for a chance to claim your well-earned reward, please continue to reply to questions and post elite messages on our Forums. Your contributions are always appreciated!

Subject	Replies	Author	Latest Post
Solved! ERROR:Xst:2545 - Variable index is not supported in signal.	5	krish.iitd	11-20-2009 02:14 PM by kwooding
Problems getting going with ISE [ 1 2 ]	10	charliex	11-19-2009 12:39 PM by charliex
Number of states in FSM [ 1 2 ]	11	nyashwanth	11-19-2009 10:32 AM by bassman59
Bit field of a signal as a clock	3	steveclynes	11-19-2009 07:17 AM by steveclynes
using DCM in virtex-5	4	mm_uzair	11-19-2009 06:42 AM by jimwu
Solved! LUT_MAP constraint for XST	3	nikolay	11-19-2009 03:06 AM by jblaine
XST Not including partitions.	2	buildingmagic	11-18-2009 01:51 PM by katem
XST command line mode	9	tamasgy89	11-16-2009 08:41 PM by katem
Problem in synthesizing	4	maharjanmilan	11-15-2009 11:36 PM by eilert
ERROR:Xst:827 - Signal xxxx cannot be synthesized, bad synchronous description	1	vhdllearner	11-13-2009 11:41 AM by gszakacs
How can I preserver a module which has no output signals in XST	5	demetrio	11-12-2009 09:54 PM by jimwu
memory conflict,run out of memory	5	ferozalitm	11-10-2009 08:00 PM by ferozalitm
Chipscope ATC2 core couse timing violation	1	demetrio	11-10-2009 03:22 AM by jimwu
XST and $clog2	7	jaredcasper	11-07-2009 06:34 AM by woutersj
help, how to add a constraint that only use 3 input in 4-input LUT fpga.	5	hkh80652005	11-06-2009 04:36 AM by goran_bilski
implement hash function in verilog	3	ermanwellem	11-03-2009 07:59 AM by samir
Synthesis Error	2	kris_nagar	10-31-2009 09:24 PM by viviany
Failed to Compile generated C code (Linux 64)	4	wiznillyp	10-31-2009 05:55 PM by doktorwu
Inout port problem	1	alexgiul	10-31-2009 02:37 PM by patkionkar
Solved! Synthesis error in ISE 7.1i. Help please!	4	stendek	10-30-2009 10:40 AM by bassman59
Map failure DeleteInterpProc called with active evals	0	msk302	10-29-2009 10:11 PM by msk302
INTERNAL_ERROR:Xst:hdltool.c:4854:	2	lga_itm	10-29-2009 10:14 AM by jo
How to write State Machine code in VHDL to get optimal result from XST synthesis tool ? [ 1 2 ]	10	wojtek	10-28-2009 09:11 PM by patkionkar
Error when synthesizing: Entity does not exist in library <work>.	3	stendek	10-27-2009 09:32 PM by williambhunter
Signal hiding or encapsulation	5	ismaelgfk	10-27-2009 08:21 AM by jimwu
Solved! mos commands	4	vindsstar	10-27-2009 01:23 AM by eilert
Solved! ram initialization problem	4	onkarkk1	10-26-2009 10:48 PM by onkarkk1
Solved! How to avoid logic in clock enable path [ 1 2 ]	16	danieldieterle	10-23-2009 07:36 AM by goran_bilski
FATAL_ERROR:HDLParsers:vhptype.c:174:$Id: vhptype.c,v 1.9 2005/08/22 17:03:34 mikev Exp $:200 - INTERNAL ERROR	4	wwwxxx	10-22-2009 06:43 PM by shenhuanghui
massive resources needed for 24bit comparision and multiplication??	1	sturzi	10-21-2009 10:14 AM by austin.lesea