UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Highlighted
525 次查看

DSP48E2 布局时出错

转到解答

使用vivado2017.4版本工具,在综合代码时,代码的实现方式为E= A*B + C*D;工具调用了DSP48E来实现,报出了如下错误提示:

ERROR : when use  DSP48E2 AREG attribute is set to 2, the CEA1 and CEA2 inpout pins cannot be unconneted or tied to GND.

麻烦大侠们指点迷津,不胜感激。。。

Error 截图.jpg
0 项奖励
1 个已接受解答

已接受的解答
Moderator
Moderator
461 次查看

Re: DSP48E2 布局时出错

转到解答
Hi @shunzhang114114
这种情况需要先在网表中断开原来的接地(disconnect_net命令),然后再把目标pin拉高.
Example:
disconnect_net -net XX -objects [get_pins XX/CEA1]
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励
6 条回复
Xilinx Employee
Xilinx Employee
502 次查看

Re: DSP48E2 布局时出错

转到解答

Hi @shunzhang114114,

 

AREG=2,A会用2个pipe line reg,需要这两个时钟使能设置为1来使能。

 

Thanks

Simon

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励
476 次查看

Re: DSP48E2 布局时出错

转到解答

感谢您的解答和指导。

这两个时钟时能设置为1,需要怎么来设置? 有没有对应的tcl命令,或者是修改DSP48E2的宏定义,需要怎么设置?

麻烦您抽空指导,谢谢。

0 项奖励
Xilinx Employee
Xilinx Employee
449 次查看

Re: DSP48E2 布局时出错

转到解答

Hi @shunzhang114114

 

DSP48E2的这两个端口置1就可以了。

 

// Reset/Clock Enable: 1-bit (each) input: Reset/Clock Enable Inputs
.CEA1(CEA1), // 1-bit input: Clock enable input for 1st stage AREG
.CEA2(CEA2), // 1-bit input: Clock enable input for 2nd stage AREG

 

Thanks

Simon

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Moderator
Moderator
414 次查看

Re: DSP48E2 布局时出错

转到解答
Hi @shunzhang114114
DSP48E2 如果是工具推导得到,而不是代码直接例化DSP48E2, 就无法在代码中修改CEA1 pin 的值,需要用命令直接改网表.
你先看一下综合的网表,看下CEA1 pin 是未连接状态还是接地(GND)?
如果是未连接状态,直接使用以下命令拉高.
set_logic_one [get_pins DSP_XX_inst/CEA1]
set_logic_one [get_pins DSP_XX_inst/CEA2]
PS: Pin 的所在的Cell名称改成你自己的
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励
406 次查看

Re: DSP48E2 布局时出错

转到解答
从综合的网表来看,CEA1已经是接地(GND),这种情况下,也是用该命令直接拉高? 或者是需要在网表中断开原来的接地?
0 项奖励
Moderator
Moderator
462 次查看

Re: DSP48E2 布局时出错

转到解答
Hi @shunzhang114114
这种情况需要先在网表中断开原来的接地(disconnect_net命令),然后再把目标pin拉高.
Example:
disconnect_net -net XX -objects [get_pins XX/CEA1]
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 项奖励