UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Highlighted
Newbie tianzhi4981
Newbie
243 次查看
注册日期: ‎01-21-2019

FIR Compiler v7.2 系数reload后s_axis_reload_tready何时会拉高?

FIR Compiler v7.2 的IP Product Guide 中关于s_axis_reload_tready信号的解释是:tready for RELOAD channel. Asserted by core to indicate core is ready to accept data.当所有系数重载结束后,s_axis_reload_tready会拉低,但多长时间会拉高?与哪些信号有关系?通过ila调试核发现,重载结束后,s_axis_reload_tready维持低电平的时间从500us到100ms不等,FIR的时钟周期是17.8ns。
0 项奖励
1 条回复1
Moderator
Moderator
213 次查看
注册日期: ‎08-02-2007

回复: FIR Compiler v7.2 系数reload后s_axis_reload_tready何时会拉高?

It's determined by Reload Slots setting, if the reload slot is full, the s_axis_reload_tready is de-asserted, if a configuration packet is sent to the core and and reload slot is released, then s_axis_reload_tready is asserted. You can run behavioral simulation to check it.

0 项奖励