UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Highlighted
Adventurer
Adventurer
184 次查看
注册日期: ‎02-15-2019

VCU 的DECODER和VDMA如何连接

VCU 的DECODER配置为yuv420模式,color配置为10bpc,已经连接到PS的HP0上。准备用VDMA读取DECODER存在DDR中的帧数据,VDMA的memory map width和Stream data width该如何配置,两者之间是什么对应关系?

0 项奖励
3 条回复3
Moderator
Moderator
131 次查看
注册日期: ‎08-01-2007

回复: VCU 的DECODER和VDMA如何连接

Check the Video frame buffer read settings in the VCU TRD PL design, the memory map width of Video frame buffer read is 128 bits, the Stream data width is set to 48 bits.

0 项奖励
Adventurer
Adventurer
115 次查看
注册日期: ‎02-15-2019

回复: VCU 的DECODER和VDMA如何连接

使用的IP模块不是Video frame buffer read ,而是VDMA。请问如何配置才能从DECODER中读取NV12的数据。

0 项奖励
Moderator
Moderator
80 次查看
注册日期: ‎08-01-2007

回复: VCU 的DECODER和VDMA如何连接

The Video Frame Buffer Read is very similar to VDMA, except a few differerences. The differences are highlighted in PG278, but the settings in this case should be the same for VFBR and VDMA.

0 项奖励