UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Visitor ruby2019
Visitor
181 次查看
注册日期: ‎02-13-2019

Axi data width conveter burst length

3 / 5000

i have instantiated an Axi data width converter ip in my axi inteconnect, i configure Axi data width converter SI data width=32bit, MI data width= 128bit, when i run simulation , set Axi data width converter SI AWLEN/ARLEN=8'h7, its output MI AWLEN/ARLEN=8'h1; but when i set Axi data width converter SI AWLEN/ARLEN=8'h8, its output MI AWLEN/ARLEN=8'h2; 

my probems is in AXI protocol,AWLEN/ARLEN=8'h7 means burst length is 8, after Axi data width converter, AWLEN/ARLEN should be 8'h2,  rather than 8'h1.

0 项奖励
1 条回复1
Xilinx Employee
Xilinx Employee
121 次查看
注册日期: ‎03-27-2013

回复: Axi data width conveter burst length

Hi Ruby,

 

Where do you call the axi_datawidth_converter? IP intergrator or IP catalog?

What is the master and slave of the test?

Could you post the waveform of the test?

Best Regards,
Jason
-----------------------------------------------------------------------------------------------
Please mark the Answer as "Accept as solution" if the information provided is helpful.

Give Kudos to a post which you think is helpful and reply oriented.
-----------------------------------------------------------------------------------------------
0 项奖励