UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Newbie shajun
Newbie
10,589 次查看
注册日期: ‎06-14-2015

About JESD delay question

In JESD example design, There has “*_sync_block” module, I know this is a delay module, but why to choose 4 clk delay of data_in, How to choose the delay number, and what is the deeper purpose of using it in the JESD system?

0 项奖励