UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

取消
显示结果 
搜索替代 
您的意思是: 
Highlighted
Visitor felixfeng
Visitor
101 次查看
注册日期: ‎09-20-2018

vivado 2017.4中怎么使用JTAG 边界扫描(JTAG Boundary Scan)功能? 是否可以通过边界扫描得到FPGA的某个pin的状态?

vivado 2017.4中怎么使用JTAG 边界扫描(JTAG Boundary Scan)功能? 是否可以通过边界扫描得到FPGA的某个pin的状态?

有没有具体的指导例程或者文档?

0 项奖励
1 条回复1
Xilinx Employee
Xilinx Employee
62 次查看
注册日期: ‎08-25-2010

回复: vivado 2017.4中怎么使用JTAG 边界扫描(JTAG Boundary Scan)功能? 是否可以通过边界扫描得到FPGA的某个pin的状态?

Hi @felixfeng,

Vivao本身不提供这里的管脚的测试,文档可以参考:

https://www.keysight.com/sg/en/solutions/manufacturing-test.html

https://www.xilinx.com/support/answers/6664.html

 

 

Thanks
Simon
-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------