UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Reply

7-series transceiver and I/OSERDES issue

Accepted Solution Solved
Explorer
Posts: 310
Registered: ‎03-31-2016
Accepted Solution

7-series transceiver and I/OSERDES issue

Hello

 

I want to know 7-series transceiver and I/OSERDES different?

 

I/OSERDES have any limit?

 

Why 7-series transceiver speed is faster than I/OSERDES?

 


Accepted Solutions
Scholar
Posts: 1,920
Registered: ‎07-09-2009

Re: 7-series transceiver and I/OSERDES issue

very very different 

 

IO serdes is a way of configuring a shift register in each IO pin. 

 

the transceivers are large lumps of dedicated silicon, designed for multi Gbit.

 

View solution in original post


All Replies
Scholar
Posts: 1,920
Registered: ‎07-09-2009

Re: 7-series transceiver and I/OSERDES issue

very very different 

 

IO serdes is a way of configuring a shift register in each IO pin. 

 

the transceivers are large lumps of dedicated silicon, designed for multi Gbit.