UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
294 Views
Registered: ‎04-13-2017

Considering Pin Delay for DDR3

Hello,

 

I want to consider the pin delay value of XC7K325T for DDR3 in my design. The pin delay value from Vivado is the min / max time value. Which value should I use, min and max?

 

Thanks. 

0 Kudos
1 Reply
Moderator
Moderator
245 Views
Registered: ‎04-18-2011

Re: Considering Pin Delay for DDR3

The flight time in the package needs to be accounted for when you are doing the trace matching for DDR.
I think we say you should pick the mid point between the min and max number I think. I can double check for you
-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos