UPGRADE YOUR BROWSER
We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!
12-12-2016 01:35 AM
12-12-2016 01:53 AM
hi,
can you share the snapshot of the system? this is not shown with the post.'
--hs
12-12-2016 03:23 AM
Hi,
I guess you are making it EXTERNAL in BD.
Did you try connecting that port to other IP? As Hem said, share the snapshot.
Thanks,
Yash
12-13-2016 09:52 PM
Hi all,
Thanks for the reply,
I tried it connecting to other IP but its not connecting.
I am attaching the screenshot just check it once.
Thanks,
Anurag
12-14-2016 10:33 PM
Hi,
As per functionality I am not sure where and how you wanted this signal/pin should be connected to other logic/IP.
But generic flow when you select any IP pin for connection the other IP pins where it's legal to make connection get highlighted. You can see green color tick on those pins. Are you able to see any?
Thanks,
Yash
12-15-2016 04:43 AM
Hi,
Thanks yash,
I know that it will highlight the pin to green color. But is not showing anything like that.
I have some questions.
1. Is it possible to connect inout port of an IP to input or output port of any other IP?
-----Coz in my design it is not connecting to any other port.
2. Or we can connect inout port to inout port only?
-------- I tried connecting the inout port of my IP to inout port of other IP, that time it is connecting.
Please help with this.
Thanks
anurag
12-15-2016 11:26 AM
12-23-2016 12:27 AM
Hi ,
Thanks for the help keisn13,
So we cannot have inout port inside FPGA.
Is it like that I cannot connect my inout port to any other IP ports??
And finally I want to make the inout port external, do I need to instantiate IOBUF primitive in main module?
I dont know much about inout port and IOBUF.
Please help.
Thanks
Anurag