UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie rajat499
Newbie
426 Views
Registered: ‎08-19-2018

route_design takes infinite time while generating bitstream

While Generating BitStream in Vivado, route_design keeps on running. It doesn't show any error. But in the console few messages are displayed:

 

[Place 30-568] A LUT 'XLXI_17/XLXI_21/XLXI_5' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are:
    XLXI_17/XLXI_20/XLXI_4/COUNT_reg[1] {FDCE}
    XLXI_17/XLXI_20/XLXI_4/COUNT_reg[2] {FDCE}
    XLXI_17/XLXI_20/XLXI_4/COUNT_reg[0] {FDCE}
    XLXI_17/XLXI_20/XLXI_4/COUNT_reg[3] {FDCE}

[Place 30-568] A LUT 'XLXI_1/XLXI_30/XLXI_5' is driving clock pin of 4 registers. This could lead to large hold time violations. First few involved registers are: XLXI_1/XLXI_31/XLXI_4/COUNT_reg[1] {FDCE} XLXI_1/XLXI_31/XLXI_4/COUNT_reg[0] {FDCE} XLXI_1/XLXI_31/XLXI_4/COUNT_reg[2] {FDCE} XLXI_1/XLXI_31/XLXI_4/COUNT_reg[3] {FDCE}

 

[Place 30-568] A LUT 'XLXI_17/XLXI_24/XLXI_5' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
    XLXI_17/XLXI_17/XLXI_96/q_tmp_reg {FDCE}
    XLXI_17/XLXI_17/XLXI_97/q_tmp_reg {FDCE}

 

I am not able to figure out how to fix this.

 

Screenshot_from_20180819_183409.png

0 Kudos
4 Replies
Moderator
Moderator
407 Views
Registered: ‎11-04-2010

Re: route_design takes infinite time while generating bitstream

Hi, @rajat499 ,

Too large hold time (Caused by clock skew) will causes long run time.

Please check the timing report after place_design and try to see how to resolve the hold time issue first.

-------------------------------------------------------------------------
Don't forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
418 Views
Registered: ‎06-21-2017

Re: route_design takes infinite time while generating bitstream

Why are LUTs driving these clocks instead of a clock buffer on a dedicated clock tree? 

402 Views
Registered: ‎01-22-2015

Re: route_design takes infinite time while generating bitstream

Hi Bruce - I think your post got partly nuked by Forum maintenance today.  Mark

0 Kudos
392 Views
Registered: ‎06-21-2017

Re: route_design takes infinite time while generating bitstream

markg@prosensing.com, My post was a response to a question on this forum.  The question and one response from an administrator got nuked when I posted.  My response is still there in its entirety. 

0 Kudos