UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor fknudsen
Visitor
498 Views
Registered: ‎03-08-2018

AXI Quad SPI delaying data transfer

Hi,

I am using the AXI Quad SPI IP to communicate with a slave device. In order to do this, the slave requires that the slave select signal is low for a certain amount of time before any data can be received or sent by the slave. Is there any way to implement a time delay between the slave select signal going low and data being transmitted over the MOSI-wire?

Thank you,

Frederik

0 Kudos
1 Reply
Voyager
Voyager
446 Views
Registered: ‎02-01-2013

Re: AXI Quad SPI delaying data transfer

The AXI Quad SPI IP supports a "manual slave select mode".  This mode should allow you to assert slave select an arbitrary amount of time prior to presenting data on MOSI, or toggling SCLK.

2018-12-26_13-52-25.jpg

-Joe G.