UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Contributor
Contributor
865 Views
Registered: ‎01-02-2015

Estimation for UltraScale+ RFSoC boot time and configuration

Jump to solution

Is there a tool or method for estimating the boot time of the Ultrascale+ RFSoC devices? I've seen AR# 67475, but the tool offered there does not appear to include the RFSoC devices.

 

EDIT: To clarify, I'm seeking the total time expected before the processor, pl, and rf section are all up and ready to do work.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Moderator
Moderator
816 Views
Registered: ‎03-19-2014

Re: Boot time estimation for UltraScale+ RFSoC boot time

Jump to solution

the boot time estimates for RFSoC are the same as it has the same PS block as Zynq UltraScale MPSoC devices.   The AR will be edited to include the different bitstream sizes of the RFSoC product family

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
4 Replies
Highlighted
Moderator
Moderator
817 Views
Registered: ‎03-19-2014

Re: Boot time estimation for UltraScale+ RFSoC boot time

Jump to solution

the boot time estimates for RFSoC are the same as it has the same PS block as Zynq UltraScale MPSoC devices.   The AR will be edited to include the different bitstream sizes of the RFSoC product family

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Contributor
Contributor
796 Views
Registered: ‎01-02-2015

Re: Boot time estimation for UltraScale+ RFSoC boot time

Jump to solution

So I can just change the bitstream size accordingly and expect to be in the ballpark? There's no extra time associated with setup of the ADCs and DACs?

0 Kudos
Contributor
Contributor
748 Views
Registered: ‎01-02-2015

Re: Estimation for UltraScale+ RFSoC boot time and configuration

Jump to solution

I see that PG269 gives a power-up sequence for the RF Data Converter. Does this all take place in parallel with the bitstream configuration and other power-up operations of the FPGA? Or does it all happen afterward? Some of each?

0 Kudos
Xilinx Employee
Xilinx Employee
724 Views
Registered: ‎10-11-2011

Re: Estimation for UltraScale+ RFSoC boot time and configuration

Jump to solution

I think there's some of each but nothing that would drastically improve you boot time.

The ADC and DAC can come up pretty much ready to go on bitstream programming.