UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Explorer
Explorer
987 Views
Registered: ‎04-26-2017

Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

Hello all,

I am working with a custom board that uses the UltraSOM+ MPSoC XCZU9EG-1FFVC900E from Trenz. Previously I worked using the ZCU102 board, so what I did is to migrate one easy project that blinks a led to the new board, using the board files from Trenz. The bitstream was successfully created. I launched the SDK and I programmed the FPGA without problems. The problem was when "Launching on hardware", that a message appeared with the following error:

"Error while launching program:

Timeout Reached. Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010"

Do you know what is happening? Has anybody encountered a similar error?

 

Thanks and best regards,

baldrism

0 Kudos
6 Replies
Moderator
Moderator
954 Views
Registered: ‎03-19-2014

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

You'll find the register 0xFD4023E4 defined as L0_PLL_STATUS_READ_1 in UG1087.

In your code you can find this register in psu_init.c.   The issue you are seeing is the serdes is not initialzing.    How did you port your ZCU102 design?

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Explorer
Explorer
946 Views
Registered: ‎04-26-2017

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

Hello @glena ,

Thank you very much for your answer. This problem appeared using my custom board and not the ZCU102 board. My custom board has a SOM from Trenz company, and I am using the board files provided by them. I created a dummy project, where it is instantiated the Zynq Processor and a GPIO IP block. After generating the bitstream, I launch the SDK and I did a dummy software that blinks a led using the AXI GPIO. However I get this error when trying to launch any software in the Zynq UltraScale. I worked before using the ZCU102 board  and I never get this error before.

Do you know how can I find the focus of this problem?

Thanks and best regards,

baldrism

0 Kudos
Moderator
Moderator
944 Views
Registered: ‎03-19-2014

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

The issue is with the SERDES polling loop.   Make sure you have your SERDES correctly configured.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Explorer
Explorer
933 Views
Registered: ‎04-26-2017

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

Sorry @glena ,

I am pretty new about this topic. How can I know if the SERDES is correctly configured? 

baldrism

0 Kudos
Moderator
Moderator
922 Views
Registered: ‎03-19-2014

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

I would suggest a serach in the forums and Xilinx.com on SERDES and see where that leads you.

 

SERDES configuration is beyond the scope of this forum.   I've indentified your boot isse as a SERDES issue.

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos
Visitor sahebi.amin
Visitor
494 Views
Registered: ‎11-16-2018

Re: Mask poll failed at ADDRESS: 0xFD4023E4 MASK: 0x00000010

Hi there,

if the problem still remains unsolved, please comment four lines for mask_poll 0XFD4023E4 0x00000010 in psu_init.tcl in the wrapper_hw_platform directory, then run the configuration, it should work.

0 Kudos