Showing results for 
Show  only  | Search instead for 
Did you mean: 
Registered: ‎07-18-2019

Zynq Z7-20 not booting from sd card.

Vivado/Vitis 2019.2

I know this is a popular question, but I have tried everything I found and still can't get it to work.

I have tried 2 different 8Gb microSD card Formated in FAT32. I even booted Linux and followed the instructions here :

My design is fairly simple :

Capture_zynqDesing.PNGAll I do in my application is I turn one of the two RGB leds on my Arty Z7 to red :

#include "xparameters.h" /* SDK generated parameters */
#include "xgpio.h"
#include "xplatform_info.h"

XGpio rgbInst;

int main(void){
	int Status;

	XGpio_Initialize(&rgbInst, XPAR_GPIO_0_DEVICE_ID);
	XGpio_SetDataDirection(&rgbInst, 1, 0x00);
	XGpio_DiscreteWrite(&rgbInst, 1, 0x04);
	return XST_SUCCESS;

The code runs fine when launched from Vitis.

I created a BSP for the FSBL that includes xilffs & xilrsa

and an application project based on this bsp with the fsbl template.


Then I create the Boot Image :


and I drop the Boot.bin at the root of the sd card as the only file on the card.

The jumper on my devkit is placed properly on the SD card position, but the card won't boot. Nothing happens. The Done Led dosen't turn on.

Is there something I am missing here?

Thank you.

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
Registered: ‎11-05-2019


Hello @cntoinecreaform 


Is your SD card 8Gbit or 8GByte?

If you format the entire area of the SD card with FAT32, enable FSBL Debug Print and look at the log, you may find something.

If you think there is something wrong with your board, you can ask Digilent.


Thank you

Don't forget to reply, kudo, and accept as solution.

Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
0 Kudos
Registered: ‎07-18-2019

@katsuki  I followed your advice and found that the FSBL is failing at the DDR verification. Since I don't really need the DDR in my desing, I found this document on how to use the fsbl without DDR :

but it is outdated. Is there an updated documentation on how to do this with Vitis?


Thank you!

0 Kudos