UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
695 Views
Registered: ‎05-10-2018

8 CHANNEL RECEIVER USING FIR FILTER

HELLO SIR,

I have designed 16 channel receiver using FIR.

Design constraints from LEFT to RIGHT are as follows :- 

1. Clocking wizard :- 20 MHz,160 MHz,320 MHz.

2. System reset logic

3. 8 channel DDS with 8 different frequencies ( sine and cosine)

4. splitters :- for separating sine and cosine waves from dds

5. Multiplier :-    A input => sinc pulse created using block memory generator

                           B input => outputs from splitters ( sine or cosine)

6. mux :- for clubbing these signals

7. FIR

8. DEMUX :- for separating these signals

9. ILA :- observing output on hardware platform.

 

CLOCKING :- 

        dds :- 160 MHz

         binary counter,reset logic, multiplier, block memory generator :- 20 MHz

          FIR, DMUX, 4 bit binary counter :- 320 

 

From the above configurations, I am getting perfect output in simulation as well as on ILA. But only issue is the TIMING ERROR that i am getting, which is not avoidable when i am using this design for practical applications.

Can you please tell me why i am getting this error ?

 

Thank you.

 

RESOURCES_16_CHANNEL_FIR.JPG
DESIGN_16_CHANNEL.JPG
0 Kudos
3 Replies
668 Views
Registered: ‎06-21-2017

Re: 8 CHANNEL RECEIVER USING FIR FILTER

You need to include the section of the timing report that shows what paths the errors are on.  Without that, we can't help, but if I were to make a guess, the problem would be in the demux.  An 8 or 16 channel asynchronous demux at 320 MHz is tough in a 7 series. 

0 Kudos
Adventurer
Adventurer
619 Views
Registered: ‎05-10-2018

Re: 8 CHANNEL RECEIVER USING FIR FILTER

i am getting timing error in hold time in clock outputs.

how to solve this error ?

timing_paths.JPG
0 Kudos
Adventurer
Adventurer
605 Views
Registered: ‎05-10-2018

Re: 8 CHANNEL RECEIVER USING FIR FILTER

Hello sir,

I want to make separate IP for the modules that i have created and locked ips ( combine RTL modules and ips into sigle IP) in order to make design optimized. IS it possible sir?

According to my learning and reading from internet, it is not possible. Is there any solution to make design optimized ?

DESIGN_16_CHANNEL.JPG
0 Kudos