UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Visitor jelomer
Visitor
767 Views
Registered: ‎04-02-2019

DPD Reference Design on Ultrascale+ RFSOC ZCU111

Hi all,

I am trying to implement the DPD v9.0 reference design in an RFSOC ZCU111 evaluation board. I have followed the instructions in PG076 to generate the IP reference design and create a Linux image with DPD. All using 2018.3 tools. I can boot the generated image, start dpd-smp (connects to /dev/uio0). The problem comes when I try to use the DPD host app (dpd-smp-app) because it is not working as expected. It cannot read/write the DPD params, cannot communicate with the core at all.

I have compiled my own version adding some printfs to aid debugging and I have found out that the DPD core hangs setting the default configuration when initializing the HW. According to PG076, figure 7-14, page 94,  the DPD host app successfully writes the magic number (I have verified by reading back the register) that enables the DPD initialization but later stays initializing forever (codepointer reads 133 back always).

I would appreciate any hint about what I might have missed. I have gone many times through the documentation and I follow all the steps there described but I'm obviously missing something.

Thanks in advance

 

Tags (3)
9 Replies
Moderator
Moderator
680 Views
Registered: ‎08-16-2018

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

@jelomer 

I am looking at the issue and come back to you with appropriate information. 

0 Kudos
Visitor jsampford
Visitor
522 Views
Registered: ‎07-02-2019

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

I am also experiencing this issue and was wondering if a solution was available.

0 Kudos
Moderator
Moderator
512 Views
Registered: ‎08-16-2018

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

@jelomer Can you please share the result of your custom script as well as original script. 

Recently, we have resolved some of these issues. I will share the solution accordingly.  

0 Kudos
Visitor jelomer
Visitor
472 Views
Registered: ‎04-02-2019

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

Hi there,

You mean the set of commands to be executed before running the dpd-host-app?

Regards

0 Kudos
Moderator
Moderator
465 Views
Registered: ‎08-16-2018

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

Yes, the command which were executed by you and the results. 

0 Kudos
Visitor jelomer
Visitor
453 Views
Registered: ‎04-02-2019

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

Hi,

I don't have the particular script at hand right now but I can tell it is required to execute first the below commands before running the dpd-host-app:

# devmem 0xac001000

#  devmem 0xac001008

# devmem 0xac001000 32 0x17

# devmem 0xac001000 32 0x10

#  devmem 0xac001008

# ./dpd-host-app

 

 

Regards

 

 

Moderator
Moderator
437 Views
Registered: ‎08-16-2018

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

@jelomer @jsampford 

This is the exact solution; these commands are used to lock the PLL. 

0 Kudos
Visitor jsampford
Visitor
418 Views
Registered: ‎07-02-2019

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

Thank you, this does appear to have fixed the issue.

0 Kudos
Moderator
Moderator
411 Views
Registered: ‎08-16-2018

Re: DPD Reference Design on Ultrascale+ RFSOC ZCU111

Yes, plan is there for it. Most probably, the details of the commands will be documented in next doc-release as well. 

0 Kudos