UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer jamesba-bbc
Observer
3,070 Views
Registered: ‎07-27-2011

Divider Generator v.5.1 with High Radix algorithm Rounding Error

I have instantiated a Divider using the Divider generator in High Radix mode with a dividend width of 32 bits a divisor width of 18 bits and a fractional output width of 0 bits. When given the input:

 

x"0098967E" (decimal 9999998) and

x"1312D" (decimal 78125)

 

the output in simulation is x"80" (decimal 128). I believe the correct result should be x"7F" (decimal 127).

0 Kudos