Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.

- Community Forums
- :
- Forums
- :
- Hardware Development
- :
- AI Engine, DSP IP and Tools
- :
- FFT bit inversion input

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Mute
- Printer Friendly Page

DH1990

Visitor

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-06-2020 02:03 AM

574 Views

Registered:
11-05-2020

In the test project, use the forward FFT to transform the signal from the time domain to the frequency domain, and then use the inverse FFT to transform the frequency domain signal back to the time domain. When both FFT and inv FFT adopt pipeline architecture and natural sequence output, it can be realized, as shown in the following figure (ifft_m_axis_data_tdata_M, ifft_m_axis_data_tdata_L are the imaginary part and real part of invFFT output respectively):

Now the problem is, in order to save resources, I want to use FFT bit inversion output, and output data to inv FFT. According to page 6 of manual PG109, Burst I/O architecture uses DIT algorithm, so I set FFT to pipeline architecture, bit inverted output, and inv FFT is Radix-2 Burst I/O architecture, bit inverted output, but the output result is not correct, as shown below:

May I ask what went wrong?

1 Solution

Accepted Solutions

vkanchan

Xilinx Employee

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-18-2020 03:07 AM

428 Views

Registered:
09-18-2018

Hi @DH1990 ,

Is the input to IFFT core in "Natural" order ? The input to the FFT IP should be in natural order.

In your design, the output from the pipelined FFT is in bit-reversed order which needs to be converted to Natural order before applied to the IFFT core.

0
Kudos

Reply

4 Replies

vkanchan

Xilinx Employee

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-18-2020 03:07 AM

429 Views

Registered:
09-18-2018

Hi @DH1990 ,

Is the input to IFFT core in "Natural" order ? The input to the FFT IP should be in natural order.

In your design, the output from the pipelined FFT is in bit-reversed order which needs to be converted to Natural order before applied to the IFFT core.

0
Kudos

Reply

DH1990

Visitor

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-23-2020 05:39 PM

361 Views

Registered:
11-05-2020

The input of IFFT is not in "Natural" order , but a bit inversion output from FFT.

If the input of IP core cannot the bit-reversal sequence, how does DIT algorithm implement? How to understand the BURST IO architecture using the DIT algorithm，on page 6 of the manual PG109? Thank you.

0
Kudos

Reply

vkanchan

Xilinx Employee

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-23-2020 08:40 PM

347 Views

Registered:
09-18-2018

Hi @DH1990

The input to the core should be in natural order irrespective of architecture. THis is mentioned in PG109. Please see the below snapshot.

0
Kudos

Reply

DH1990

Visitor

- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content

11-24-2020 02:55 AM

313 Views

Registered:
11-05-2020

I have seen this passage, but I just don’t understand the passage on page 6. OK. Thanks a lot.

0
Kudos

Reply