UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor gabel1989
Visitor
8,755 Views
Registered: ‎03-01-2012

FIR Compiler 5.0 problem

Im trying to feed some noice into the gateway, ftilter it and then use the DSP - Spectrum Alalyzer to se if the filter is working. Witch is its, but when im trying to run the modell on whit Co Hardware, im getting error posted below. It says that there is something wrong whit the bool-constant, but i cant figure out whats wrong whit it?

 

[url=http://bildr.no/view/L0N6c09j][img]http://bildr.no/thumb/L0N6c09j.jpeg[/img][/url]

 

 

0 Kudos
4 Replies
Xilinx Employee
Xilinx Employee
8,748 Views
Registered: ‎08-02-2011

Re: FIR Compiler 5.0 problem

Well that image is quite small. I can't read it. Looking at your log, though, here is a clue:

ERROR:coreutil - IO error when creating files for synthesis: Input file does not
exist or cannot be read. On Windows this may be due to the total path length
of a file being too long.

Try making your TMP and TEMP environment variables point to C:\TEMP
www.xilinx.com
0 Kudos
Highlighted
Visitor gabel1989
Visitor
8,746 Views
Registered: ‎03-01-2012

Re: FIR Compiler 5.0 problem

 

 

 

1817671

 

 

 

Sorry, i got the wrong like from the hostsight, this shood be ok, the file the other file dos not give me alot.

 

 

0 Kudos
Xilinx Employee
Xilinx Employee
8,722 Views
Registered: ‎08-01-2008

Re: FIR Compiler 5.0 problem

This error in System Generator can occur when CORE Generator fails to generate a core from your design.

The best way to identify the cause is to open up the coregen.log file. Location of the file is listed in the error. For example:

C:/temp/sysgentmp-username/cg_wk/ceed31b08c301ded7/coregen.log

This log file will provide further information as to why the generation failed.

Some examples of root causes for failed generation include

1) Memory resources limitation. Errors associated with this issue look as follows:

ERROR:coreutil - Exception caught when running XST synthesis!
ERROR:coreutil - Failure to generate output products
ERROR:coreutil:424 - An error occurred while running Java. Please examine the
console or coregen log file for a specific IP related error.
For more information please search the Xilinx Answers Database for this
error: http://www.xilinx.com/supportFinished Regenerating.
ERROR:sim:57 - Error found during generation

2) Write permissions. To resolve this issue, it has been found that deleting the folders/file under the "cg_wk" folder have resolved the problem.

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
8,719 Views
Registered: ‎08-01-2008

Re: FIR Compiler 5.0 problem

The most common cause for a standard exception error in System Generator is an error message that originates in another tool, but is not properly issued to System Generator to pass along as the correct error message.



There may be an error message embedded after the standard exception message, which gives additional information about a specific core or tool which failed during generation.



Some known causes of this error message are as follows:

(Xilinx Answer 23614) - System Generator 11.2 and 11.3, TEMP/TMP environment variables

(Xilinx Answer 33993) - System Generator 11.2, 11.3 and 11.4 there is an XST known issue which can cause this error message

coregen.log will contains the following message:

ERROR:Xst:2996 - XST patch Expired.



- System Generator has to generate an IP core in CORE Generator and the correct IP is not installed or found.

- CORE Generator runs out of memory during generation of an IP core.

- XST generates an error during generation of an IP core.

- The output netlist directory is too deep and cannot be created by Windows. (Note that 256 is the maximum number of characters in a directory path and that System Generator often creates several subfolders used during generation.)

- Cannot use System Generator with IBM Clear Case. See (Xilinx Answer 24267).

- Cannot generate a multiple subsystem generator design which contains an HDL black box with bi-directional ports. See (Xilinx Answer 31071).

- Cannot communicate with ISE because an unsupported version is pointed to by the Xilinx environment variable. See (Xilinx Answer 17966) for information on tool compatibility.

- After updating software versions, previously generated cores cannot be replaced. Clear the System Generator core cache (see the user guide for details).



NOTE: A log file in the output netlist directory and subdirectories might provide further information on the error.



Java

Another possible problem could be a conflict with a Java process that is already running on your machine, or with the Java Run-time version installed on your machine. If you are using a version of Java other than that installed by MATLAB, this could cause problems.



It has also been found that if Java is running before you launch MATLAB, it might interfere with the interprocess communication. Terminating any existing Java processes with the Windows Task Manager might also resolve this problem.
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos