UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Participant yxiao0308
Participant
3,816 Views
Registered: ‎02-08-2010

How to check the value of simple cell in a single port RAM in System Generator(sysgen)?

Hi, guys,

 

I am a newbie in sysgen field. I am building some simple logical dealing with read & writie to a single port RAM.

 

I try to export the output of the RAM to workspaces but it seems this method only show the value at every clock cycle according to the exact memory address.

 

Is there anyway I can check the arbitary content (any memory cell) in that RAM after all operations are completed for the purpose of verifying the logical?

 

Yang

Tags (2)
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
3,615 Views
Registered: ‎08-07-2007

Re: How to check the value of simple cell in a single port RAM in System Generator(sysgen)?

The memory block must be read out one clock at a time by cycling through all the addresses.  This represents a real block RAM in the FPGA and can only be accessed this way.

0 Kudos