UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer momran
Observer
362 Views
Registered: ‎10-26-2018

LDPC Decoder Output behavior when using include_parity_op

I am simulating LDPC decoder IP on virtex ultrascale+ board and I am sending an input block of 280 words, and using paramters of N= 1120, K=840. What should be the expected output when using CTRL bit[16] which is include_parity_op = 1? 
Because I am getting a behavior where m_axis_dout_tvalid stays high and m_axis_dout_tlast doesn't go high indicating last transaction of the block. 

Screenshot_2019-01-16_16-10-18.png
0 Kudos
1 Reply
Moderator
Moderator
207 Views
Registered: ‎08-01-2007

回复: LDPC Decoder Output behavior when using include_parity_op

M_axis_data_tready is an input, can you assert it to high for more time, it's probably due to that data is not completely output from the core.

0 Kudos