Make a pulse with non 50 percent duty cycle in sysgen
Hello to xilinx experts. It may be a basic problem but i can not build a pulse pattern with a duty cycle other than 50. I have tried combinations of all related sysgen blocks such as counter, delay, Addsub, etc. But I was not successful. Would you please guide me?