UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Observer vghs1988
Observer
5,335 Views
Registered: ‎04-29-2016

Make a pulse with non 50 percent duty cycle in sysgen

Hello to xilinx experts. It may be a basic problem but i can not build a pulse pattern with a duty cycle other than 50. I have tried combinations of all related sysgen blocks such as counter, delay, Addsub, etc. But I was not successful. Would you please guide me?
Tags (1)
0 Kudos