UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Contributor
Contributor
7,424 Views
Registered: ‎03-26-2009

Problem with simulation clock when importing netlist as blackbox in Sysgen 12.2

Hello,

 

I have a problem with Sysgen model that contain a blackbox.

 

  • The blackbox uses a wrapper to instantiate a netlist. It doesn't use the clock enable (CE) port, so it is unconnected.
  • The problems happen when I include blackbox in a multirate system, but it works smothly with single rate simulation/models.

I've replicated the problem using Sysgen User Manual example.

Chapter 4 "Importing HDL Modules", example 2: "Black Box Tutorial Example 2: Importing a Core Generator Module that Needs a VHDL Wrapper to Satisfy Black Box HDL Requirements"

<ISE_Design_Suite_tree>/sysgen/examples/coregen_import/example2/

 

The code is attached. There is a version "coregen_import_example2.mdl" that works fine (following exactly the user manual instructions) and there is other with the problem I want to solve: "coregen_import_example2_blackbox_problem.mdl"


The difference is the simulation clock as shown in the figure:

 

Double Clock Rate Simulation

 

Despite the incoming signal at the filter black box is the same, the filter black box now works internally at 2x the expected frequency. I understand it is not a bug, and the problem is that the black box doesn't use the CE port. But how could I solve it? Could anyone give an example to add CE control to the _wrapper.vhd?

 

I can't modify the netlist that I want to include in the sysgen model, so I think there must be included a CE control logic that handles netlist clock. Any other idea is very welcome.

 

Thanks in advance!

 

Best regards,

Jose M.

 

 

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
7,365 Views
Registered: ‎07-11-2011

Re: Problem with simulation clock when importing netlist as blackbox in Sysgen 12.2

Hi,

 

I think there are some limitations for Clock Enable pors usage.

Please refer "The Clock Enables Option"  section of UG640 or the Vivado User Guide of your respective tool verison for more details and usage

http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/sysgen_user.pdf

---------------------------------------------------------------------------------------------
Please do google search before posting, you may find relavant information.
Mark the post - "Accept as solution" and give kudos if information provided is helpful and reply oriented
0 Kudos