06-17-2018 04:22 AM
06-17-2018 10:47 AM
maybe you can upload the simulink model file or an VHDL export of your design.
Are you sure that the input and output busses have the correct bus width and types and the configuration of the block matches these correctly?
Have a nice synthesis