System Generator- Synthesize on Cmod-S7 FPGA

[Sam_K]

Hello,

I am beginning with Xilinx System Generator to synthesize my logic onto Cmod-S7. To start with, I would like to synthesize an AND gate with two inputs from push buttons and an output to led. I wasn't able to find where the I/O constraints could be specified in XSG. Could you please point me to any tutorials.

Thank you.

[meherp · Accepted solution]

Hi @Sam_K 
You can not apply the IO contraint from the sysgen. 
You need to generate the Vivado design from sysgen. 
Then, write the constraints for gateway in (i.e. push button) and gateway out (i.e. LED block) in Vivado. And then generated the bitstream.  

[Sam_K]

Hi @meherp , thanks for your reply.