UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor kgalburt
Visitor
1,803 Views
Registered: ‎05-24-2017

SystemVerilog in System Generator

Hi,

 

Our goal is to take synthesized SystemVerilog code from design team and implement it in System Generator for complete mixed signal system simulation in Simulink and subsequent emulation on FPGA. My research shows that at present SystemVerilog is not supported in System Generator and I see no obvious work around.

 

Is there a way to get System Verilog code into System Generator?

 

For Xilinx team, Is there a plan to implement SystemVerilog support in System Generator? If yes, what is the timeline?

 

Thanks

0 Kudos
2 Replies
Xilinx Employee
Xilinx Employee
1,549 Views
Registered: ‎08-01-2008

Re: SystemVerilog in System Generator

Currently System Verilog feature is not supported by Sysgen . I have created request so it may added in future release

CR-978908 created
Thanks for reporting this issue
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Xilinx Employee
Xilinx Employee
1,503 Views
Registered: ‎08-01-2008

Re: SystemVerilog in System Generator

@kgalburt , I would like to know if you have any further questions on this issue. There is no plan for System Verilog support in sysgen
Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos