03-29-2019 08:07 AM
I am working with Vivado 2016.4, I have IP which implemented in system generator.
I've set the Implementation Interface on the Xilinx gateway blocks to "AXI4-Lite" which gives me the interface, however it is clocked at the same clock rate of data generator (40 MHz). I want to separtae the clock for in/out gateway, Is there anyway I can separate the clocks in system generator so that I can run the AXI4-Lite interface at 100-200MHz. while I run the waveform generation at 40 MHz?
I tried to work with multiclock domain but it doesn't work? I tried to intrface the gate way to AXI4-Stream to have read the register faster.
I don't see on the system generator "AXI4-Stream" in "Interface Option" is not present
How to enable "AXI4-Stream" Gateway in/out ?
Thank you in advance,
04-02-2019 04:40 AM
You can separate the clock in SysGen. For that you need to create different subblocks and put the SysGen-token in each subblock with required frequency.
Please refer to Lab 4 of UG948
04-03-2019 12:45 PM
I tried this option i separated the clocks on for the logic and one for the register i got errors when i passed the signal with fast
clock to the block with slower clock, I got error during the compilation.
I tried another method to use up-sample and down-sample for this signals, still have a errors
04-20-2019 06:09 AM
04-20-2019 12:02 PM
@aviblanka71 "Is there anyway I can separate the clocks in system generator so that I can run the AXI4-Lite interface at 100-200MHz. while I run the waveform generation at 40 MHz"
To my knowledge, Vivado SysGen always uses the *same* clock for AXI4_LITE gateways as the subsystem in which the gateway is instantiated.
The usual way to handle this in the higher level design is to clock those ports of the AXI Interconnect from the SysGen subsystem clock, and let the AXI interconnect handle the clock domain crossing. (Which unfortunately will not speed up the AXI interface as you are trying to do)
I would suggest using the SysGen multirate support, with the SysGen subsystem input clock running at 160 MHz, and the sample rate of your datapath at 40 MHz. ( The rate decimation is done either by changing the Gateway sample period, or with a rate changing block like 'Down Sample' ; e.g. if 'Simulink System Period' is set to the default of 1, set the Gateway 'Sample Period' to 4 ).
> How to enable "AXI4-Stream" Gateway in/out ?
AXI Stream interfaces in the SysGen IPI catalog flow are supported by inference from the suffixes of gateway names. See UG897 (v2018.3) page 200:
 Multirate overview is on page 30-33 of UG897 (v2018.3) , in particular the 'Synchronous Clocking' section on page 32
Multirate in SysGen can be confusing if you haven't used it before, I usually turn use the sample time coloring option in SysGen to highlight the rate changes.