UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Newbie johnjhpark
Newbie
2,468 Views
Registered: ‎01-28-2013

What is wrong with this viterbi encoder ip test

Hi.

I am testing a convolutional encoder verilog code(named 'convolution_v7_0.v) generated from ip core generator.

But it doesn't work as I expected.

 

I think, the main issue on this is that the value and timing of both ready and output signal are not correct.

In testbench, I just give clock signal, new data, and continuous and constant(1) input for this encoder.

The result waveform captured and attatched in file.

 

Do you have any suggestion?

Thanks in advance.

 

Tags (2)
test.JPG
0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
2,458 Views
Registered: ‎08-02-2011

Re: What is wrong with this viterbi encoder ip test

Looks like the initial startup/reset/gsr period. I wouldn't worry about it.

www.xilinx.com
0 Kudos