UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor tmwatts_ar
Visitor
6,417 Views
Registered: ‎01-07-2016

Xilinx FFT core

Hello,

 

I am using the Xilinx FFT core in my design.  I have Four cores working and am trying to expand to use a fifth core.  I am having trouble getting the FDV output to set for one cycle.  What is it that causes the FDV output to go high?  Does anyone have a simulation for the FFT core which shows how this works?  I am trying to develop a simulation for the FFT core using ISIM, but have not been able to get FDV to go high.

 

Thanks.

 

0 Kudos