UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Visitor ram@119
Visitor
628 Views
Registered: ‎12-18-2018

errors due to simulation generation,black box unable for inherit sample time from system generator

Hi

 I am implementing  verilog code into simulink using system generator, I am using HDL Netlist compilation and using vivado simulator in black box. I keep getting errors like


The S-function 'sysgen' in 'addii/Constant' has specified the option SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED and specified inherited for sample time number 0. Inheriting a sample time is not supported when specifying SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED.

please respond kindly  

Screenshot (74).png
Screenshot (75).png
0 Kudos
2 Replies
Moderator
Moderator
348 Views
Registered: ‎08-16-2018

Re: errors due to simulation generation,black box unable for inherit sample time from system generator

ram@119

 

Note that 'gateway in' block is used for 'simulink block'. 

But you are using 'xilinx's constant block' therefore 'gateway in' is not required. 

Remove the 'gateway in' block and design will work fine. 

0 Kudos
Visitor ram@119
Visitor
209 Views
Registered: ‎12-18-2018

Re: errors due to simulation generation,black box unable for inherit sample time from system generator

I had remove the 'gateway in' in the design but still getting errors like:
The S-function 'sysgen' in 'plusss/Gateway Out' has specified the option SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED and specified inherited for sample time number 0. Inheriting a sample time is not supported when specifying SS_OPTION_PORT_SAMPLE_TIMES_ASSIGNED.can you please send me a simple example about black box so that it will help to complete my project and please respond kindly
0 Kudos