UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
30,907 Views
Registered: ‎01-16-2008

how to design FIR filter withh fpga

Jump to solution

hi all,

how to create a FIR filter using sysgen with all filter specifications.

fs=?

clock period = ?

clock freuency=?

f1=?

f2 =?

and how to create top level .vhd for that desig?

please explain. i am waiting for your reply.

thanks in advance.

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Adventurer
Adventurer
36,583 Views
Registered: ‎01-16-2008

Re: how to design FIR filter withh fpga

Jump to solution
Thanks sandeep It works good. thanks for your suggestion.
10 Replies
Xilinx Employee
Xilinx Employee
30,881 Views
Registered: ‎09-28-2007

Re: how to design FIR filter withh fpga

Jump to solution

Not sure it's comprehensive enough, but you may take a look of the "Designing Filters" chapter in the System Generator Getting Started guide. Also, FIR compiler section in the SysGen block set user guide can be useful.

 

http://www.xilinx.com/support/sw_manuals/sysgen_gs.pdf

 

0 Kudos
Adventurer
Adventurer
30,844 Views
Registered: ‎01-16-2008

Re: how to design FIR filter withh fpga

Jump to solution
Thanks benchan, here i am giving inputs as 2 added sine wave and i am low pass filtering that using fir compiler_v3.1. Through core generator i added fir compiler as black box to my design. I hope i did mistake while generating fir compiler through coregen. My inputs are Fs = 250mhz f1= 7.815mhz f2 = 31.25mhz fda block parameters are low pass fir filter order = 30 Wpass = 1 Wstop = 1000. please help me to generate fir compiler from core gen for my specific design. i have attached my design.As i reffered this from avnet materials. please mention whether to create top level from hand or sysgen will create for us to our design. thanks in advance
0 Kudos
Xilinx Employee
Xilinx Employee
30,815 Views
Registered: ‎08-01-2008

Re: how to design FIR filter withh fpga

Jump to solution

 

 

Use matlab tool fdatool for filter design

 

matlab workspace >fdatool

 

export coffcient  for system generator FIR block

 

For implementing FIR filter in system Generator u need use Gatway in , FIR block, Gatway out blocks

 

Let me know if u unable to do

 

Regards

Balkrishan 

Xilinx India

Thanks and Regards
Balkrishan
--------------------------------------------------------------------------------------------
Please mark the post as an answer "Accept as solution" in case it helped resolve your query.
Give kudos in case a post in case it guided to the solution.
0 Kudos
Adventurer
Adventurer
30,801 Views
Registered: ‎01-16-2008

Re: how to design FIR filter withh fpga

Jump to solution
Thanks Balkrishan , my design worked perfectly before adding blackbox to the design. after adding blackbox, following errors occured 1. Rates and types converged for the feedback path through these blocks. However, the solution contains unknowns. Could not establish rates for the blocks listed at the end of this message. You may need to add an "Assert" block to instruct the system how to resolve rates and types. 2. In the debugging of this problem, you may find it helpful to have the sample rates displayed on the Simulink diagram. This will happen if you open the System Generator block's dialog box, set its "Block Icon Display" control to "Sample Rates", and then update the diagram. Error reported by S-function 'sdsprebuff2' in 'sp3_FIR/Spectrum Scope/Optional Buffering/Buffer': Continuous sample times are not allowed. 3. Block initialization code, "fir_compiler_v3_1_config", caused the MATLAB error: Error calling function getPort. The return value from the function is a null pointer. Error occurred during "Rate and Type Error Checking". with regards ANIL
0 Kudos
Contributor
Contributor
30,295 Views
Registered: ‎05-22-2008

Re: how to design FIR filter withh fpga

Jump to solution
Don't know if u r still on this project but it seems that u r messing things up by adding the black box. Simply add fir compiler block with gateway blocks and the design will work.
0 Kudos
Adventurer
Adventurer
30,249 Views
Registered: ‎01-16-2008

Re: how to design FIR filter withh fpga

Jump to solution
thanks sandeep, i have tried that and that works nicely in simulation. but when i go for ISE or hardware i need to go for black box (as i thought). if u dont mind can u send one complete procedure of an low pass fir filter (from sysgen simulation to hardware implementation). please help me out. i have stuck up here since two months. Thanks and regards anil
0 Kudos
Contributor
Contributor
30,358 Views
Registered: ‎05-22-2008

Re: how to design FIR filter withh fpga

Jump to solution

I am sorry but I do not understand why do u have to go for ISE or hardware? I mean u r using system generator  then u just need to go for hardware co simulation after a successful simulation.

Anyways here is what u needed.

0 Kudos
Highlighted
Adventurer
Adventurer
36,584 Views
Registered: ‎01-16-2008

Re: how to design FIR filter withh fpga

Jump to solution
Thanks sandeep It works good. thanks for your suggestion.
26,209 Views
Registered: ‎04-19-2009

Re: how to design FIR filter withh fpga

Jump to solution

Hi,i am a student i tried following your work but i couldn't succeed,i am getting errors in simulation,can u please send me your filter simulation so that i can verify where i am going wrong.

 

thanx in advance

0 Kudos
6,172 Views
Registered: ‎04-19-2009

Designing digital mismatch filter for pulse compression

Jump to solution

Hi all,any idea is required to design mismatch filter in System generator/simulink using barker codes as input for pulse compression.

please help

0 Kudos