cancel
Showing results for 
Show  only  | Search instead for 
Did you mean: 
nvl1109
Adventurer
Adventurer
463 Views
Registered: ‎06-14-2018

Multiple ML models on multiple DPU cores

Hi everyone,

Is Xilinx DPU able to run multiple ML models on multiple DPU cores (2 separated models on 2 DPU cores, one model on 1 DPU core) concurrently?

Thank you.

0 Kudos
4 Replies
katsuki
Xilinx Employee
Xilinx Employee
404 Views
Registered: ‎11-05-2019

 

Hello @nvl1109 

 

You can see the Multi-Task demo : Segmentation + Detection.

UG1354 - Vitis AI Library User Guide (v1.0)

 

Thank you

Yoichi

========================================================================
Please mark the Answer as "Accept as solution" if the information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
========================================================================

 

 


Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
nvl1109
Adventurer
Adventurer
372 Views
Registered: ‎06-14-2018

Thank you @katsuki for the great info. This document looks like first release from 2019.2. My project currently using 2019.1 Xilinx tools. So is it possible to run similar demo on 2019.1? Thank you.

0 Kudos
katsuki
Xilinx Employee
Xilinx Employee
357 Views
Registered: ‎11-05-2019

 

@nvl1109 

 

Unfortunately that 2019.2 is required to use Vitis AI.

If you want to try it, we recommend using the sample.

 

Thank you

Yoichi

========================================================================
Please mark the Answer as "Accept as solution" if the information provided is helpful.
Give Kudos to a post which you think is helpful and reply oriented.
========================================================================


Don’t forget to reply, kudo, and accept as solution. If starting with Versal take a look at our Versal Design Process Hub and our Versal Blogs
nvl1109
Adventurer
Adventurer
343 Views
Registered: ‎06-14-2018

Thank you. So, the answer could be not possible on 2019.1 Xilinx tools. But on Vitis AI (2019.2), it is possible. ??

0 Kudos