UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer zhengchaofeng
Observer
320 Views
Registered: ‎02-01-2018

AMM AXI Bridge can't work with ddr4

hello all,

 I have two AMM to write DDR4 and one AXI to read-write the same DDR4.My design is like this:

无标题.png

Now, the AXI interface works well, but the AMM interface can't work with avs_waitrequest_s0 of AMM always high.

Is there any problem in my design?

0 Kudos
1 Reply
Observer zhengchaofeng
Observer
267 Views
Registered: ‎02-01-2018

回复: AMM AXI Bridge can't work with ddr4

When I set the avs_burstcount_s to "1", it can only write 256 Byte, then avs_waitrequest_s is still "1". And I check the data from the AXI interface, they are right.

Then I check the write_error and write_error_valid, they are always "0".

无标题.png

0 Kudos