UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer patopat
Observer
395 Views
Registered: ‎09-24-2018

AXI DMA simulation (ZYNQ UltraScale+ MPSoC)

Jump to solution

Hi,

My design is quiet simple:

The Xilinx IP I2S receiver (with internal fifo) is connected to an AXI_DMA in order to transfer the Data stream in DDR.

I known there is the scatter/Gather DMA mode to offload the PS but there are buffers descriptor in memory still need to be programmed by the PS.

Could you tell me the way to simulate in behavioral mode, a design containing an AXI DMA IP without PS intervention ? 

Pat

0 Kudos
1 Solution

Accepted Solutions
Highlighted
Xilinx Employee
Xilinx Employee
294 Views
Registered: ‎10-04-2016

Re: AXI DMA simulation (ZYNQ UltraScale+ MPSoC)

Jump to solution

Hi @patopat,

The easiest way I can think of to do this is to use the MPSoC US+ Verification IP to perform the register reads/writes to configure the AXI DMA.  

https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

The write_data function will send AXI writes out the PS-PL master port to the AXI DMA.

You would also use the MPSoC VIP to configure memory with buffer descriptors if you want to simulate the AXI DMA in Scatter Gather mode. The MPSoC VIP has backdoor memory write from file functions to program the DRAM memory model. You could create a text file with the buffer descriptors and use the pre_load_mem_from_file function to load it into PS DDR.

Regards,

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
3 Replies
Highlighted
Xilinx Employee
Xilinx Employee
295 Views
Registered: ‎10-04-2016

Re: AXI DMA simulation (ZYNQ UltraScale+ MPSoC)

Jump to solution

Hi @patopat,

The easiest way I can think of to do this is to use the MPSoC US+ Verification IP to perform the register reads/writes to configure the AXI DMA.  

https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

The write_data function will send AXI writes out the PS-PL master port to the AXI DMA.

You would also use the MPSoC VIP to configure memory with buffer descriptors if you want to simulate the AXI DMA in Scatter Gather mode. The MPSoC VIP has backdoor memory write from file functions to program the DRAM memory model. You could create a text file with the buffer descriptors and use the pre_load_mem_from_file function to load it into PS DDR.

Regards,

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Observer patopat
Observer
261 Views
Registered: ‎09-24-2018

Re: AXI DMA simulation (ZYNQ UltraScale+ MPSoC)

Jump to solution

Hi @demarco,

What is the easiest way to generate buffer descriptor memory contents ?

I was wondering if a "user-friendly generator" tool exists ? Something similar to the xaxidma API from SDK but generate a text file directly which can be loaded in the memory.

Best regards,

Pat

0 Kudos
Xilinx Employee
Xilinx Employee
253 Views
Registered: ‎10-04-2016

Re: AXI DMA simulation (ZYNQ UltraScale+ MPSoC)

Jump to solution

Hi Pat,

Xilinx doesn't have a widget to do this for you. It's all manual.

Regards,

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
0 Kudos