UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Observer rhickey
Observer
338 Views
Registered: ‎01-19-2016

AXI VIP usage question

Jump to solution
Hello, I am using Vivado 2108.2 and Modelsim. I create a BD with several IP blocks using AXI4 MM and Stream. Our approach to simulation has been to create a separate _sim BD where we remove the Zynq Ultrascale and instead connect up an AXI VIP block for simulation. Things work fine, but it doesn't seem like the right approach (actual BD differs from sim BD and if we edit one we have to edit the other). Is it possible to have one BD and still be able to synthesize and sim in modelsim? Any recommended approaches? Thanks, Roger
0 Kudos
1 Solution

Accepted Solutions
Xilinx Employee
Xilinx Employee
253 Views
Registered: ‎10-04-2016

Re: AXI VIP usage question

Jump to solution

Hi @rhickey,

The Zynq US+ does have Verification IP "under the hood." You could use that instead of the individual AXI VIPs. 

Please take a look at its data sheet and ARs. Is there a limitation with the ZUS+ VIP that pushed you towards the AXI VIPs?

https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

https://www.xilinx.com/support/answers/69622.html

Alternatively, it is possible to put AXI VIPs in passthrough mode into your ZUS+ design. They will synthesize to wires and should remove the need for two designs. Some re-tooling of your testbenches will be necessary to make this change, but it should be relatively minor.

Regards,

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
2 Replies
Xilinx Employee
Xilinx Employee
254 Views
Registered: ‎10-04-2016

Re: AXI VIP usage question

Jump to solution

Hi @rhickey,

The Zynq US+ does have Verification IP "under the hood." You could use that instead of the individual AXI VIPs. 

Please take a look at its data sheet and ARs. Is there a limitation with the ZUS+ VIP that pushed you towards the AXI VIPs?

https://www.xilinx.com/support/documentation/ip_documentation/zynq_ultra_ps_e_vip/v1_0/ds941-zynq-ultra-ps-e-vip.pdf

https://www.xilinx.com/support/answers/69622.html

Alternatively, it is possible to put AXI VIPs in passthrough mode into your ZUS+ design. They will synthesize to wires and should remove the need for two designs. Some re-tooling of your testbenches will be necessary to make this change, but it should be relatively minor.

Regards,

Deanna

-------------------------------------------------------------------------
Don’t forget to reply, kudo, and accept as solution.
-------------------------------------------------------------------------
Observer rhickey
Observer
220 Views
Registered: ‎01-19-2016

Re: AXI VIP usage question

Jump to solution

Hi Deanna,

Thanks for your response.  We didn't realize that the VIP was under the hood.

We have updated our approach for verification.  Thank you!