UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
210 Views
Registered: ‎01-30-2019

BID and AWID are not matched in AXI interface

Hi,

I am developing a project in which we are using AXI protocole as a part of the syatem. 

We stuck at a probleam where we axpecting BVALID signal from slave but it is not comping from the slave ip.  We are not able to find the actual cause of the probleam. 

We are using IP DMA/bridge subsystem for PCI express in our prohect as a part of the saytem and testing this system with testbench (msater in this case).

 

Also found that BID (from slave) should be matched with AWID form testbench (master) but which is not matching. 

 

Please reply

Thanks

Piyush Manavar

0 Kudos
1 Reply
Highlighted
Scholar dgisselq
Scholar
163 Views
Registered: ‎05-21-2015

Re: BID and AWID are not matched in AXI interface

@piyushmanavar,

On the face, this bug looks like the same issue as this one.  It's not limited to just the BID response, RID has the same bug.

Can you check if this is the same bug?  If not, then please post your code and we'll then have something a bit more tangible to discuss and find the fault with.

Thanks!

Dan

 

0 Kudos