UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

cancel
Showing results for 
Search instead for 
Did you mean: 
Adventurer
Adventurer
146 Views
Registered: ‎12-21-2012

Customize AXI GPIO IP.

I'm new to Zynq and I'm trying to connect some IOs push buttons and LEDs in PL using a AXI Lite port. These IOs are assigned different addresses. Since AXI Lite has both write and read channels, I suppose the port should be both readable and writeable.

ip.jpg

 

 

 

 

 

 

 

 

I followed Getting Started with Zynq, in which the ports are initialized with XGpio_Initialize() and XGpio_SetDataDirection(). It seems the port has to be either readable or writeable, not simultaneously.

 

So my question is:

Are XGpio_Initialize() and XGpio_SetDataDirection() the standard functions used to initialize a GPIO port? If yes, how to configure the port for read and write? If no, what else can I?

Or, did I misunderstand something?

Thank you.

0 Kudos
1 Reply
Xilinx Employee
Xilinx Employee
95 Views
Registered: ‎07-12-2018

Re: Customize AXI GPIO IP.

Hi @fiedel ,

 

Please refer the below user guide for the example design of configuring the GPIO(Design 1) 

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2016_4/ug1209-embedded-design-tutorial.pdf

Best Regards
Abhinay PS
------------------------------------------------------------------------------------------------------------------------------
Kindly note- Please mark the Answer as "Accept as solution" if information provided is helpful.
Give kudos to a post which you think is helpful and reply oriented.
-------------------------------------------------------------------------------------------------------------------------------